JEDEC JESD18-A

STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC

JEDEC Solid State Technology Association, 01/01/1993

Publisher: JEDEC

File Format: PDF

$40.00$80.00

Description

Published:01/01/1993

Pages:44

File Size:1 file , 1.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this standard is to provide for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users. The standard covers specifications for description of '54/74FCTXXXX' series fast CMOS TTL compatible devices.

More JEDEC standard pdf

JEDEC JEP115 (R1999)

POWER MOSFET ELECTRICAL DOSE RATE TEST METHOD

$26.00 $53.00

JEDEC JESD22-A100-A

Solid State Devices, Testing Quality and Reliability - Test Method A100: Cycled Temperature Humidity Bias Life Test

$111.00 $223.64

JEDEC JESD 12-5

ADDENDUM No. 5 to JESD12 - DESIGN FOR TESTABILITY GUIDELINES

$70.00 $141.00

JEDEC JEP110

GUIDELINES FOR THE MEASUREMENT OF THERMAL RESISTANCE OF GaAs FETS

$27.00 $54.00