• Your shopping cart is empty!

  • JEDEC JESD18-A

JEDEC JESD18-A

STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC

JEDEC Solid State Technology Association, 01/01/1993

Publisher: JEDEC

File Format: PDF

$40.00$80.00


Published:01/01/1993

Pages:44

File Size:1 file , 1.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this standard is to provide for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users. The standard covers specifications for description of '54/74FCTXXXX' series fast CMOS TTL compatible devices.

More JEDEC standard pdf

JEDEC JESD209-4-1

JEDEC JESD209-4-1

Addendum No. 1 to JESD209-4 - Low Power Double Data Rate 4 (LPDDR4)

$40.00 $80.00

JEDEC JESD8-29

JEDEC JESD8-29

0.6 V Low Voltage Swing Terminated Logic (LVSTL06)

$27.00 $54.00

JEDEC JESD79-4-1A

JEDEC JESD79-4-1A

Addendum No. 1 to JESD79-4, 3D Stacked DRAM Standard

$53.00 $106.00

JEDEC JESD22-A108E

JEDEC JESD22-A108E

TEMPERATURE, BIAS, AND OPERATING LIFE

$27.00 $54.00