JEDEC JESD2

DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS

JEDEC Solid State Technology Association, 12/01/1982

Publisher: JEDEC

File Format: PDF

$26.00$53.00

Published:01/12/1982

Pages:11

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard provides a chip carrier format for digital devices by defining pin functions and locations for 20, 38, 44, 52, and 68-terminal devices.

LIFE TEST METHODS FOR PHOTOCONDUCTIVE CELLS

$33.00 $67.00

THE MEASUREMENT OF TRANSISTOR EQUIVALENT NOISE VOLTAGE AND EQUIVALENT NOISE CURRENT AT FREQUENCIES OF UP TO 20 kHz

$25.00 $51.00

THE MEASUREMENT OF TRANSISTOR NOISE FIGURE AT FREQUENCIES UP TO 20 kHz BY SINUSOIDAL SIGNAL-GENERATOR METHOD

$25.00 $51.00

VOLTAGE REGULATOR DIODE NOISE VOLTAGE MEASUREMENT

$24.00 $48.00