JEDEC JESD2

DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS

JEDEC Solid State Technology Association, 12/01/1982

Publisher: JEDEC

File Format: PDF

$26.00$53.00

Published:01/12/1982

Pages:11

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard provides a chip carrier format for digital devices by defining pin functions and locations for 20, 38, 44, 52, and 68-terminal devices.

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFACE-MOUNT DEVICES

$37.00 $74.00

Wide I/O Single Data Rate (Wide I/O SDR)

$58.00 $116.00

CUSTOMER NOTIFICATION OF PRODUCT/PROCESS CHANGES BY SEMICONDUCTOR SUPPLIERS

$26.00 $53.00

GUIDELINE FOR RESIDUAL GAS ANALYSIS (RGA) FOR MICROELECTRONIC PACKAGES

$28.00 $57.00