• JEDEC JESD202

JEDEC JESD202

METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONSTANT-CURRENT AND TEMPERATURE STRESS

JEDEC Solid State Technology Association, 03/01/2006

Publisher: JEDEC

File Format: PDF

$30.00$61.00


Published:01/03/2006

Pages:37

File Size:1 file , 370 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This is an accelerated stress test method for determining sample estimates and their confidence limits of the median-time-to-failure, sigma, and early percentile of a log-Normal distribution, which are used to characterize the electromigration failure-time distribution of equivalent metal lines subjected to a constant current-density and temperature stress. Failure is defined as some pre-selected fractional increase in the resistance of the line under test. Analysis procedures are provided to analyze complete and singly, right-censored failure-time data. Sample calculations for complete and right-censored data are provided in Annex A. The analyses are not intended for the case when the failure distribution cannot be characterized by a single log-Normal distribution.

More JEDEC standard pdf

JEDEC JESD79-3-3

JEDEC JESD79-3-3

Addendum No. 1 to 3D Stacked SDRAM

$58.00 $116.00

JEDEC JEP148B

JEDEC JEP148B

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

$39.00 $78.00

JEDEC JESD212B.01

JEDEC JESD212B.01

Graphics Double Data Rate (GDDR5) SGRAM Standard

$104.00 $208.00

JEDEC JESD234

JEDEC JESD234

Test Standard for the Measurement of Proton Radiation Single Event Effects in Electronic Devices

$39.00 $78.00