• Your shopping cart is empty!

  • JEDEC JESD203

JEDEC JESD203

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

JEDEC Solid State Technology Association, 11/01/2005

Publisher: JEDEC

File Format: PDF

$25.00$51.00


Published:01/11/2005

Pages:9

File Size:1 file , 86 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.

More JEDEC standard pdf

JEDEC JESD22-B110B

JEDEC JESD22-B110B

Mechanical Shock - Component and Subassembly

$27.00 $54.00

JEDEC JESD88E

JEDEC JESD88E

JEDEC Dictionary of Terms for Solid-State Technology, Sixth Edition

$75.00 $150.00

JEDEC JESD209-2F

JEDEC JESD209-2F

Low Power Double Data Rate 2 (LPDDR2)

$152.00 $305.00

JEDEC JEP150.01

JEDEC JEP150.01

STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SURFACE-MOUNT COMPONENTS

$33.00 $67.00