• Your shopping cart is empty!

  • JEDEC JESD203

JEDEC JESD203

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

JEDEC Solid State Technology Association, 11/01/2005

Publisher: JEDEC

File Format: PDF

$25.00$51.00


Published:01/11/2005

Pages:9

File Size:1 file , 86 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.

More JEDEC standard pdf

JEDEC JESD73-1

JEDEC JESD73-1

STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES

$25.00 $51.00

JEDEC JESD76-3

JEDEC JESD76-3

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES

$24.00 $48.00

JEDEC JESD75-3

JEDEC JESD75-3

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS

$23.00 $47.00

JEDEC JESD73-2

JEDEC JESD73-2

STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES WITH INTEGRATED CHARGE PUMPS

$25.00 $51.00