• JEDEC JESD203

JEDEC JESD203

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

JEDEC Solid State Technology Association, 11/01/2005

Publisher: JEDEC

File Format: PDF

$25.00$51.00


Published:01/11/2005

Pages:9

File Size:1 file , 86 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.

More JEDEC standard pdf

JEDEC JESD9B

JEDEC JESD9B

Inspection Criteria for Microelectronic Packages and Covers

$70.00 $141.00

JEDEC JS-001A-2011

JEDEC JS-001A-2011

ELECTROSTATIC DISCHARGE SENSITIVITY TESTING, HUMAN BODY MODEL (HBM) - COMPONENT LEVEL

$135.00 $271.06

JEDEC JESD209-2E

JEDEC JESD209-2E

Low Power Double Data Rate 2 (LPDDR2)

$152.00 $305.00

JEDEC JESD22-B107D (R2018)

JEDEC JESD22-B107D (R2018)

MARKING PERMANENCY

$27.00 $54.00