• Your shopping cart is empty!

  • JEDEC JESD203

JEDEC JESD203

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

JEDEC Solid State Technology Association, 11/01/2005

Publisher: JEDEC

File Format: PDF

$25.00$51.00


Published:01/11/2005

Pages:9

File Size:1 file , 86 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.

More JEDEC standard pdf

JEDEC JESD22-B118

JEDEC JESD22-B118

SEMICONDUCTOR WAFER AND DIE BACKSIDE EXTERNAL VISUAL INSPECTION

$29.00 $59.00

JEDEC J-STD-609A.01

JEDEC J-STD-609A.01

AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUTES

$29.00 $59.00

JEDEC JESD220

JEDEC JESD220

Universal Flash Storage (UFS)

$142.00 $284.00

JEDEC JESD218A

JEDEC JESD218A

SOLID STATE DRIVE (SSD) REQUIREMENTS AND ENDURANCE TEST METHOD

$38.00 $76.00