Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 06/01/2023
Publisher: JEDEC
File Format: PDF
$229.00$459.00
Published:01/06/2023
File Size:1 file , 12 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This document defines the LPDDR5/LPDDR5X standard, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this specification is to define the minimum set of requirements for a JEDEC compliant x16 one channel SDRAM device and x8 one channel SDRAM device. LPDDR5/LPDDR5X device density ranges from 2 Gb through 32 Gb. This document was created using aspects of the following standards: DDR2 (JESD79-2), DDR3 (JESD79-3), DDR4 (JESD79-4), LPDDR (JESD209), LPDDR2 (JESD209-2), LPDDR3 (JESD209-3), and LPDDR4 (JESD209-4).
Each aspect of the standard was considered and approved by committee ballot(s). The accumulation of these ballots was then incorporated to prepare the LPDDR5/LPDDR5X standard.
POD12-1.2 V Pseudo Open Drain Interface
$142.00 $284.00
Universal Flash Storage (UFS) Host Controller Interface
$45.00 $91.00
JOINT JEDEC/ECA STANDARD, DEFINING "LOW-HALOGEN" PASSIVES AND SOLID STATE DEVICES (Removal of BFR/CFR/PVC)
$30.00 $60.00
Lead Integrity
$31.00 $62.00