• Your shopping cart is empty!

  • JEDEC JESD217

JEDEC JESD217

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

JEDEC Solid State Technology Association, 09/01/2010

Publisher: JEDEC

File Format: PDF

$40.00$80.00


Published:01/09/2010

Pages:44

File Size:1 file , 1.8 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.

More JEDEC standard pdf

JEDEC JESD12

JEDEC JESD12

SEMICUSTOM INTEGRATED CIRCUITS (FORMERLY PUBLISHED AS STANDARD FOR GATE ARRAY BENCHMARK SET)

$27.00 $54.00

JEDEC JESD11

JEDEC JESD11

CHIP CARRIER PINOUTS STANDARDIZED FOR CMOS 4000, HC AND HCT SERIES OF LOGIC CIRCUITS

$26.00 $53.00

JEDEC JESD4 (R2002)

JEDEC JESD4 (R2002)

DEFINITION OF EXTERNAL CLEARANCE AND CREEPAGE DISTANCES OF DISCRETE SEMICONDUCTOR PACKAGES FOR THYRISTORS AND RECTIFIER DIODES

$24.00 $48.00

JEDEC JESD 482-A (R2002)

JEDEC JESD 482-A (R2002)

LIST OF PREFERRED VALUES FOR USE ON VARIOUS TYPES OF SMALL SIGNAL AND REGULATOR DIODES

$24.00 $48.00