• Your shopping cart is empty!

  • JEDEC JESD217

JEDEC JESD217

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

JEDEC Solid State Technology Association, 09/01/2010

Publisher: JEDEC

File Format: PDF

$40.00$80.00


Published:01/09/2010

Pages:44

File Size:1 file , 1.8 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.

More JEDEC standard pdf

JEDEC JEP001-3A

JEDEC JEP001-3A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - PRODUCT LEVEL (Wafer Fabrication Manufacturing Sites)

$36.00 $72.00

JEDEC JEP001-1A

JEDEC JEP001-1A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - BACKEND OF LINE (Wafer Fabrication Manufacturing Sites)

$33.00 $67.00

JEDEC JESD22-B113B

JEDEC JESD22-B113B

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS

$33.00 $67.00

JEDEC JEP131C

JEDEC JEP131C

Potential Failure Mode and Effects Analysis (FMEA)

$36.00 $72.00