JEDEC JESD217

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

JEDEC Solid State Technology Association, 09/01/2010

Publisher: JEDEC

File Format: PDF

$40.00$80.00

Description

Published:01/09/2010

Pages:44

File Size:1 file , 1.8 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.

More JEDEC standard pdf

JEDEC JEP709

A Guideline for Defining "Low-Halogen" Solid State Devices (Removal of BFR/CFR/PVC)

$27.00 $54.00

JEDEC JESD22-A111A

EVALUATION PROCEDURE FOR DETERMINING CAPABILITY TO BOTTOM SIDE BOARD ATTACH BY FULL BODY SOLDER IMMERSION OF SMALL SURFACE MOUNT SOLID STATE DEVICES

$29.00 $59.00

JEDEC JESD217

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

$40.00 $80.00

JEDEC JESD 78C

IC LATCH-UP TEST

$36.00 $72.00