JEDEC JESD217.01

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

JEDEC Solid State Technology Association, 10/01/2016

Publisher: JEDEC

File Format: PDF

$43.00$87.00


Published:01/10/2016

Pages:46

File Size:1 file , 1.7 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

As ball grid array component pitch continues to decrease, the need to characterize solder voiding has become more significant. Solder void manifestation (type and/or sizes) has been used to determine process capability as a means of quality assurance during process transfer, and as indicators of process stability from in-line manufacturing monitors. This document describes how to characterize voids in solder spheres in ball grid array packages prior to surface-mount (SMT) reflow soldering.

More JEDEC standard pdf

JEDEC JP 002

JEDEC JP 002

CURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE

$36.00 $72.00

JEDEC JESD203

JEDEC JESD203

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

$25.00 $51.00

JEDEC EIA 557B

JEDEC EIA 557B

STATISTICAL PROCESS CONTROL SYSTEMS

$37.00 $74.00

JEDEC JESD96A

JEDEC JESD96A

RADIO FRONT END - BASEBAND (RF-BB) INTERFACE

$53.00 $106.00