JEDEC JESD217.01

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

JEDEC Solid State Technology Association, 10/01/2016

Publisher: JEDEC

File Format: PDF

$43.00$87.00

Description

Published:01/10/2016

Pages:46

File Size:1 file , 1.7 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

As ball grid array component pitch continues to decrease, the need to characterize solder voiding has become more significant. Solder void manifestation (type and/or sizes) has been used to determine process capability as a means of quality assurance during process transfer, and as indicators of process stability from in-line manufacturing monitors. This document describes how to characterize voids in solder spheres in ball grid array packages prior to surface-mount (SMT) reflow soldering.

More JEDEC standard pdf

JEDEC JESD 82-13A

DEFINITION OF THE SSTVN16859 2.5-2.6 V 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR PC1600, PC2100, PC2700 AND PC3200 DDR DIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD51-12

GUIDELINES FOR REPORTING AND USING ELECTRONIC PACKAGE THERMAL INFORMATION

$31.00 $62.00

JEDEC JEP150

STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SURFACE-MOUNT COMPONENTS

$30.00 $60.00

JEDEC JEP131A

PROCESS FAILURE MODE AND EFFECTS ANALYSIS (FMEA)

$36.00 $72.00