• Your shopping cart is empty!

PDF Preview

JEDEC JESD217.01

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

JEDEC Solid State Technology Association, 10/01/2016

Publisher: JEDEC

File Format: PDF

$43.00$87.00


Published:01/10/2016

Pages:46

File Size:1 file , 1.7 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

As ball grid array component pitch continues to decrease, the need to characterize solder voiding has become more significant. Solder void manifestation (type and/or sizes) has been used to determine process capability as a means of quality assurance during process transfer, and as indicators of process stability from in-line manufacturing monitors. This document describes how to characterize voids in solder spheres in ball grid array packages prior to surface-mount (SMT) reflow soldering.

More JEDEC standard pdf

JEDEC JESD251-1

JEDEC JESD251-1

Addendum No. 1 to JESD251, Optional x4 Quad I/O With Data Strobe

$31.00 $62.00

JEDEC JEP001-2A

JEDEC JEP001-2A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - FRONT END TRANSISTOR LEVEL (Wafer Fabrication Manufacturing Sites)

$39.00 $78.00

JEDEC JEP001-3A

JEDEC JEP001-3A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - PRODUCT LEVEL (Wafer Fabrication Manufacturing Sites)

$36.00 $72.00

JEDEC JEP001-1A

JEDEC JEP001-1A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - BACKEND OF LINE (Wafer Fabrication Manufacturing Sites)

$33.00 $67.00