Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 11/01/2022
Publisher: JEDEC
File Format: PDF
$149.00$299.61
Published:01/11/2022
Pages:48
File Size:1 file , 2.2 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.
ADDENDUM No. 9 to JESD24 - SHORT CIRCUIT WITHSTAND TIME TEST METHOD
$25.00 $51.00
CMOS SEMICUSTOM DESIGN GUIDELINES
$70.00 $141.00
TRANSISTOR, GALLIUM ARSENIDE POWER FET, GENERIC SPECIFICATION
$45.00 $91.00
ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD
$26.00 $53.00
