JEDEC JESD217A

Test Methods to Characterize Voiding in Pre-SMT Ball Grid Array Packages

JEDEC Solid State Technology Association, 10/01/2022

Publisher: JEDEC

File Format: PDF

$100.00$200.03


Published:01/10/2022

Pages:48

File Size:1 file , 2.4 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.

More JEDEC standard pdf

JEDEC JEP163

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

$36.00 $72.00

JEDEC JESD209-3C

JEDEC JESD209-3C

Low Power Double Data Rate 3 SDRAM (LPDDR3)

$104.00 $209.00

JEDEC JESD22-A101D

JEDEC JESD22-A101D

STEADY-STATE TEMPERATURE HUMIDITY BIAS LIFE TEST

$26.00 $53.00

JEDEC JEP159A

JEDEC JEP159A

PROCEDURE FOR THE EVQLUQTION OF LOW-k/METAL INTER/INTRA-LEVEL DIELECTRIC INTEGRITY

$37.00 $74.00