JEDEC JESD217A

Test Methods to Characterize Voiding in Pre-SMT Ball Grid Array Packages

JEDEC Solid State Technology Association, 10/01/2022

Publisher: JEDEC

File Format: PDF

$100.00$200.03


Published:01/10/2022

Pages:48

File Size:1 file , 2.4 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.

More JEDEC standard pdf

JEDEC JESD84-B41

JEDEC JESD84-B41

MULTIMEDIACARD (MMC) ELECTRICAL STANDARD, STANDARD CAPACITY (MMCA, 4.1)

$104.00 $208.00

JEDEC JESD99B

JEDEC JESD99B

TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR MICROELECTRONIC DEVICES

$81.00 $163.00

JEDEC JESD82-19A

JEDEC JESD82-19A

DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$36.00 $72.00

JEDEC JESD8-3A

JEDEC JESD8-3A

ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$25.00 $51.00