• JEDEC JESD22-A104D

JEDEC JESD22-A104D

TEMPERATURE CYCLING

JEDEC Solid State Technology Association, 03/01/2009

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/03/2009

Pages:18

File Size:1 file , 160 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard provides a method for determining solid state devices capability to withstand extreme temperature cycling. Changes in this revision include requirements that the worst-case load temperature must reach the specific extremes rather than just requiring that the chamber ambient temperature reach the extremes. This ensures that the test specimens will reach the specified temperature extremes regardless of chamber loading. Definitions are provided for Load, Monitoring Sensor, Worst-Case Load Temperature, and Working Zone. The transfer time has been tightened from 5 minutes to 1 minute. Five new test conditions have been added as well as a caution on test conditions which exceed the glass transition temperature of plastic package solid devices.

More JEDEC standard pdf

JEDEC JESD82-13A.01

JEDEC JESD82-13A.01

Definition of the SSTVN16859 2.5-2.6 V 13-Bit to 26-Bit SSTL_2 Registered Buffer for PC1600, PC2100, PC2700, and PC3200 DDR DIMM Applications

$124.00 $248.86

JEDEC JEP130C

JEDEC JEP130C

Guidelines for Packing and Labeling of Integrated Circuits in Unit Container Packing (Tubes, Trays, and Tape and Reel)

$124.00 $248.40

JEDEC /ESDA JTR002-01-22

JEDEC /ESDA JTR002-01-22

Charged Device Model Testing of Integrated Circuits

$145.00 $291.54

JEDEC /ESDA JS-002-2022

JEDEC /ESDA JS-002-2022

For Electrostatic Discharge Sensitivity Testing Charged Device Model (CDM) Device Level

$146.00 $292.43