• JEDEC JESD22-A104E

JEDEC JESD22-A104E

TEMPERATURE CYCLING

JEDEC Solid State Technology Association, 10/01/2014

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/10/2014

Pages:18

File Size:1 file , 250 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard provides a method for determining solid state devices capability to withstand extreme temperature cycling. This standard applies to single-, dual- and triple-chamber temperature cycling and covers component and solder interconnection testing. It should be noted that this standard does not cover or apply to thermal shock chambers. This test is conducted to determine the ability of components and solder interconnects to withstand mechanical stresses induced by alternating high- and low-temperature extremes. Permanent changes in electrical and/or physical characteristics can result from these mechanical stresses.

More JEDEC standard pdf

JEDEC JESD 321-C (R2009)

JEDEC JESD 321-C (R2009)

NUMBERING OF LIKE-NAMED TERMINAL FUNCTIONS IN SEMICONDUCTOR DEVICES AND DESIGNATION OF UNITS IN MULTIPLE-UNIT SEMICONDUCTOR DEVICES

$26.00 $53.00

JEDEC JESD14 (R2002)

JEDEC JESD14 (R2002)

SEMICONDUCTOR POWER CONTROL MODULES

$29.00 $59.00

JEDEC JEP64 (R2002)

JEDEC JEP64 (R2002)

SOLID STATE PRODUCTS REGISTRATION LIST(ORDER FROM TYPE ADMINISTRATION OFFICE)

$104.00 $208.00

JEDEC JESD 12-3

JEDEC JESD 12-3

ADDENDUM No. 3 to JESD12 - CMOS GATE ARRAY MACROCELL STANDARD

$29.00 $59.00