• JEDEC JESD22-A104E

JEDEC JESD22-A104E

TEMPERATURE CYCLING

JEDEC Solid State Technology Association, 10/01/2014

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/10/2014

Pages:18

File Size:1 file , 250 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard provides a method for determining solid state devices capability to withstand extreme temperature cycling. This standard applies to single-, dual- and triple-chamber temperature cycling and covers component and solder interconnection testing. It should be noted that this standard does not cover or apply to thermal shock chambers. This test is conducted to determine the ability of components and solder interconnects to withstand mechanical stresses induced by alternating high- and low-temperature extremes. Permanent changes in electrical and/or physical characteristics can result from these mechanical stresses.

More JEDEC standard pdf

JEDEC JESD78D

JEDEC JESD78D

IC LATCH-UP TEST

$37.00 $74.00

JEDEC JEP122G

JEDEC JEP122G

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES

$81.00 $163.00

JEDEC JESD79-3-2

JEDEC JESD79-3-2

Addendum No. 2 to JESD79-3 - 1.35 V DDR3L-800, DDR3L-1066, DDR3L-1333, and DDR3L-1600

$29.00 $59.00

JEDEC JESD8-25

JEDEC JESD8-25

POD10 - 1.0 V Pseudo Open Drain Interface

$28.00 $56.00