• JEDEC JESD22-A104E

JEDEC JESD22-A104E

TEMPERATURE CYCLING

JEDEC Solid State Technology Association, 10/01/2014

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/10/2014

Pages:18

File Size:1 file , 250 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard provides a method for determining solid state devices capability to withstand extreme temperature cycling. This standard applies to single-, dual- and triple-chamber temperature cycling and covers component and solder interconnection testing. It should be noted that this standard does not cover or apply to thermal shock chambers. This test is conducted to determine the ability of components and solder interconnects to withstand mechanical stresses induced by alternating high- and low-temperature extremes. Permanent changes in electrical and/or physical characteristics can result from these mechanical stresses.

More JEDEC standard pdf

JEDEC JEP78

JEDEC JEP78

RELATIVE SPECTRAL RESPONSE CURVES FOR SEMICONDUCTOR INFRARED DETECTORS

$33.00 $67.00

JEDEC JEP 79

JEDEC JEP 79

LIFE TEST METHODS FOR PHOTOCONDUCTIVE CELLS

$33.00 $67.00

JEDEC JESD 354 (R2009)

JEDEC JESD 354 (R2009)

THE MEASUREMENT OF TRANSISTOR EQUIVALENT NOISE VOLTAGE AND EQUIVALENT NOISE CURRENT AT FREQUENCIES OF UP TO 20 kHz

$25.00 $51.00

JEDEC JESD 353 (R2009)

JEDEC JESD 353 (R2009)

THE MEASUREMENT OF TRANSISTOR NOISE FIGURE AT FREQUENCIES UP TO 20 kHz BY SINUSOIDAL SIGNAL-GENERATOR METHOD

$25.00 $51.00