• JEDEC JESD22-A105C (R2011)

JEDEC JESD22-A105C (R2011)

POWER AND TEMPERATURE CYCLING

JEDEC Solid State Technology Association, 01/01/2004

Publisher: JEDEC

File Format: PDF

$25.00$51.00


Published:01/01/2004

Pages:10

File Size:1 file , 49 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The power and temperature cycling test is performed to determine the ability of a device to withstand alternate exposures at high and low temperature extremes and simultaneously the operating biases are periodically applied and removed. It is intended to simulate worst case conditions encountered in application environments. The power and temperature cycling test is considered destructive and is only intended for device qualification. This test method applies to semiconductor devices that are subjected to temperature excursions and required to power on and off during all temperatures.

More JEDEC standard pdf

JEDEC JESD209-2F

JEDEC JESD209-2F

Low Power Double Data Rate 2 (LPDDR2)

$152.00 $305.00

JEDEC JEP150.01

JEDEC JEP150.01

STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SURFACE-MOUNT COMPONENTS

$33.00 $67.00

JEDEC JESD212A

JEDEC JESD212A

GDDR5 SGRAM

$95.00 $191.00

JEDEC JESD30F

JEDEC JESD30F

Descriptive Designation System for Semiconductor-device Packages

$37.00 $74.00