• JEDEC JESD22-A117C

JEDEC JESD22-A117C

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

JEDEC Solid State Technology Association, 10/01/2011

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/10/2011

Pages:22

File Size:1 file , 160 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This stress test is intended to determine the ability of an EEPROM integrated circuit or an integrated circuit with an EEPROM module (such as a microprocessor) to sustain repeated data changes without failure (program/erase endurance) and to retain data for the expected life of the EEPROM (data retention). This Standard specifies the procedural requirements for performing valid endurance and retention tests based on a qualification specification. Endurance and retention qualification specifications (for cycle counts, durations, temperatures, and sample sizes) are specified in JESD47 or may be developed using knowledge-based methods as in JESD94.

More JEDEC standard pdf

JEDEC JESD 24-5 (R2002)

JEDEC JESD 24-5 (R2002)

ADDENDUM No. 5 to JESD24 - SINGLE PULSE UNCLAMPED INDUCTIVE SWITCHING (UIS) AVALANCHE TEST METHOD

$24.00 $48.00

JEDEC JESD 24-1 (R2002)

JEDEC JESD 24-1 (R2002)

ADDENDUM No. 1 to JESD24 - METHOD FOR MEASUREMENT OF POWER DEVICE TURN-OFF SWITCHING LOSS

$26.00 $53.00

JEDEC JEP115 (R1999)

JEDEC JEP115 (R1999)

POWER MOSFET ELECTRICAL DOSE RATE TEST METHOD

$26.00 $53.00

JEDEC JESD22-A100-A

JEDEC JESD22-A100-A

Solid State Devices, Testing Quality and Reliability - Test Method A100: Cycled Temperature Humidity Bias Life Test

$111.00 $223.64