JEDEC JESD22-A117E

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

JEDEC Solid State Technology Association, 11/01/2018

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/11/2018

Pages:24

File Size:1 file , 200 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This stress test is intended to determine the ability of an EEPROM integrated circuit or an integrated circuit with an EEPROM module (such as a microprocessor) to sustain repeated data changes without failure (program/erase endurance) and to retain data for the expected life of the EEPROM (data retention). This Standard specifies the procedural requirements for performing valid endurance and retention tests based on a qualification specification. Endurance and retention qualification specifications (for cycle counts, durations, temperatures, and sample sizes) are specified in JESD47 or may be developed using knowledge-based methods as in JESD94.

More JEDEC standard pdf

JEDEC JESD51-52

JEDEC JESD51-52

Guidelines for Combining CIE 127-2007 Total Flux Measurements with Thermal Measurements of LEDs with Exposed Cooling Surface

$29.00 $59.00

JEDEC JESD51-51

JEDEC JESD51-51

Implementation of the Electrical Test Method for the Measurement of Real Thermal Resistance and Impedance of Light-emitting Diodes with Exposed Cooling Surface

$36.00 $72.00

JEDEC JESD625B

JEDEC JESD625B

REQUIREMENTS FOR HANDLING ELECTROSTATIC-DISCHARGE-SENSITIVE (ESDS) DEVICES

$37.00 $74.00

JEDEC JESD204B.01

JEDEC JESD204B.01

Serial Interface for Data Converters

$95.00 $191.00