• Your shopping cart is empty!

  • JEDEC JESD22-A122

JEDEC JESD22-A122

POWER CYCLING

JEDEC Solid State Technology Association, 08/01/2007

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/08/2007

Pages:17

File Size:1 file , 140 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This Test Method establishes a uniform method for performing component package power cycling stress test. This specification covers power induced temperature cycling of a packaged component, simulating the non-uniform temperature distribution resulting from a device powering on and off in the application.

More JEDEC standard pdf

JEDEC JESD8-30A

JEDEC JESD8-30A

POD125 - 1.25 V Pseudo Open Drain I/O

$30.00 $60.00

JEDEC JESD51-4A

JEDEC JESD51-4A

Thermal Test Chip Guideline (Wire Bond Type Chip)

$33.00 $67.00

JEDEC JESD22-B110B.01

JEDEC JESD22-B110B.01

Mechanical Shock - Device and Subassembly

$27.00 $54.00

JEDEC JESD8-33

JEDEC JESD8-33

.05 Low Voltage Swing Terminated Logic (LVSTL05)

$100.00 $201.16