• Your shopping cart is empty!

  • JEDEC JESD22-A122A

JEDEC JESD22-A122A

Power Cycling

JEDEC Solid State Technology Association, 06/01/2016

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/06/2016

Pages:21

File Size:1 file , 120 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This Test Method establishes a uniform method for performing component package power cycling stress test. This specification covers power induced temperature cycling of a packaged component, simulating the non-uniform temperature distribution resulting from a device powering on and off in the application.

More JEDEC standard pdf

JEDEC JESD82-32

JEDEC JESD82-32

DDR4 DATA BUFFER DEFINITION (DDR4DB01)

$95.00 $191.00

JEDEC JESD 471 (R2009)

JEDEC JESD 471 (R2009)

SYMBOL AND LABEL FOR ELECTROSTATIC SENSITIVE DEVICES

$24.00 $48.00

JEDEC JESD82-6A.01

JEDEC JESD82-6A.01

DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS

$121.00 $242.67

JEDEC JESD46D

JEDEC JESD46D

CUSTOMER NOTIFICATION OF PRODUCT/PROCESS CHANGES BY ELECTRONIC PRODUCT SUPPLIERS

$27.00 $54.00