JEDEC JESD22-B106E

RESISTANCE TO SOLDER SHOCK FOR THROUGH-HOLE MOUNTED DEVICES

JEDEC Solid State Technology Association, 11/01/2016

Publisher: JEDEC

File Format: PDF

$27.00$54.00

Description

Published:01/11/2016

Pages:14

File Size:1 file , 54 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This test method is used to determine whether solid state devices can withstand the effect of the temperature shock to which they will be subjected during soldering of their leads in a solder wave process and/or solder fountain (rework/replacement) process. The heat is conducted through the leads into the device package from solder heat at the reverse side of the board.

More JEDEC standard pdf

JEDEC JEP116

CMOS SEMICUSTOM DESIGN GUIDELINES

$70.00 $141.00

JEDEC JES 2

TRANSISTOR, GALLIUM ARSENIDE POWER FET, GENERIC SPECIFICATION

$45.00 $91.00

JEDEC JESD 24-2 (R2002)

ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD

$26.00 $53.00

JEDEC JESD 12-6

ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS

$27.00 $54.00