JEDEC JESD22-B108B

COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

JEDEC Solid State Technology Association, 09/01/2010

Publisher: JEDEC

File Format: PDF

$26.00$53.00

Description

Published:01/09/2010

Pages:14

File Size:1 file , 54 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this test is to measure the deviation of the terminals (leads or solder balls) from coplanarity at room temperature for surface-mount semiconductor devices. This test method is applicable for inspection and device characterization. If package warpage or coplanarity is to be characterized at reflow soldering temperatures, then JESD22-B112 should be used.

More JEDEC standard pdf

JEDEC JESD 209B

LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM STANDARD

$58.00 $116.00

JEDEC JEP133C

GUIDE FOR THE PRODUCTION AND ACQUISITION OF RADIATION-HARDNESS ASSURED MULTICHIP MODULES AND HYBRID MICROCIRCUITS

$39.00 $78.00

JEDEC JESD211

ZENER AND VOLTAGE REGULATOR DIODE RATING VERIFICATION AND CHARACTERIZATION TESTING

$36.00 $72.00

JEDEC JESD 209-2B

LOW POWER DOUBLE DATA RATE 2 (LPDDR2)

$123.00 $247.00