• Your shopping cart is empty!

  • JEDEC JESD22-B108B

JEDEC JESD22-B108B

COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

JEDEC Solid State Technology Association, 09/01/2010

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/09/2010

Pages:14

File Size:1 file , 54 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this test is to measure the deviation of the terminals (leads or solder balls) from coplanarity at room temperature for surface-mount semiconductor devices. This test method is applicable for inspection and device characterization. If package warpage or coplanarity is to be characterized at reflow soldering temperatures, then JESD22-B112 should be used.

More JEDEC standard pdf

JEDEC JESD 317

JEDEC JESD 317

Compute Express Link (CXL™) Memory Module Base Standard

$115.00 $231.41

JEDEC JEP195

JEDEC JEP195

Guideline for Evaluating Gate Switching Instability of Silicon Carbide Metal-Oxide-Semiconductor Devices for Power Electronic Conversion

$114.00 $228.78

JEDEC JESD82-512 Rev. 1.00

JEDEC JESD82-512 Rev. 1.00

DDR5 Registering Clock Driver Definition (DDR5RCD02)

$120.00 $240.31

JEDEC JEP194

JEDEC JEP194

Guideline for Gate Oxide Reliability and Robustness Evaluation Procedures for Silicon Carbide Power MOSFETs

$121.00 $242.39