• Your shopping cart is empty!

PDF Preview

JEDEC JESD22-B109B

FLIP CHIP TENSILE PULL

JEDEC Solid State Technology Association, 07/01/2014

Publisher: JEDEC

File Format: PDF

$28.00$56.00


Published:01/07/2014

Pages:16

File Size:1 file , 72 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.

More JEDEC standard pdf

JEDEC JESD309-S0-RCB

JEDEC JESD309-S0-RCB

DDR5 SODIMM Raw Card Annex B. Version 1.0

$124.00 $248.11

JEDEC JESD82-29A.01

JEDEC JESD82-29A.01

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3L/DDR3U RDIMM 1.5 V/1.35 V/1.25 V APPLICATIONS

$109.00 $218.35

JEDEC JESD220F

JEDEC JESD220F

Universal Flash Storage (UFS)

$184.00 $369.00

JEDEC JESD308

JEDEC JESD308

DDR5 Unbuffered Dual Inline Memory Module (UDIMM) Common Standard

$145.00 $290.40