JEDEC JESD22-B109B

FLIP CHIP TENSILE PULL

JEDEC Solid State Technology Association, 07/01/2014

Publisher: JEDEC

File Format: PDF

$28.00$56.00

Description

Published:01/07/2014

Pages:16

File Size:1 file , 72 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.

More JEDEC standard pdf

JEDEC JESD246

Customer Notification Process for Disasters

$25.00 $51.00

JEDEC JEP166

JC-42.6 MANUFACTURER IDENTIFICATION (ID) CODE FOR LOW POWER MEMORIES

$36.00 $72.00

JEDEC JP001A

FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)

$43.00 $87.00

JEDEC JEP106AM

STANDARD MANUFACTURER'S IDENTIFICATION CODE

$34.00 $69.00