• Your shopping cart is empty!

PDF Preview

JEDEC JESD22-B109B

FLIP CHIP TENSILE PULL

JEDEC Solid State Technology Association, 07/01/2014

Publisher: JEDEC

File Format: PDF

$28.00$56.00


Published:01/07/2014

Pages:16

File Size:1 file , 72 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.

More JEDEC standard pdf

JEDEC JEP145

JEDEC JEP145

GUIDELINE FOR ASSESSING THE CURRENT-CARRYING CAPABILITY OF THE LEADS IN A POWER PACKAGE SYSTEM

$26.00 $53.00

JEDEC JESD 22-B108A

JEDEC JESD 22-B108A

COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

$26.00 $53.00

JEDEC JESD282B.01

JEDEC JESD282B.01

SILICON RECTIFIER DIODES

$114.00 $228.00

JEDEC JESD100B.01

JEDEC JESD100B.01

TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR MICROCOMPUTERS, MICROPROCESSORS, AND MEMORY INTEGRATED CIRCUITS

$45.00 $91.00