JEDEC JESD22-B112A

PACKAGE WARPAGE MEASUREMENT OF SURFACE-MOUNT INTEGRATED CIRCUITS AT ELEVATED TEMPERATURE

JEDEC Solid State Technology Association, 10/01/2009

Publisher: JEDEC

File Format: PDF

$37.00$74.00

Description

Published:01/10/2009

Pages:30

File Size:1 file , 1 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this test method is to measure the deviation from uniform flatness of an integrated circuit package body for the range of environmental conditions experienced during the surface-mount soldering operation.

More JEDEC standard pdf

JEDEC JESD8-22A

HSUL_12 LPDDR2 and LPDDR3 I/O with Optional ODT

$39.00 $78.00

JEDEC JESD31D.01

GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES

$33.00 $67.00

JEDEC JESD79-4

DDR4 SDRAM Standard

$123.00 $247.00

JEDEC JESD77D

Terms, Definitions, and Letter Symbols for Discrete Semiconductor and Optoelectronic Devices

$114.00 $228.00