JEDEC JESD22-B112A

PACKAGE WARPAGE MEASUREMENT OF SURFACE-MOUNT INTEGRATED CIRCUITS AT ELEVATED TEMPERATURE

JEDEC Solid State Technology Association, 10/01/2009

Publisher: JEDEC

File Format: PDF

$37.00$74.00

Description

Published:01/10/2009

Pages:30

File Size:1 file , 1 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this test method is to measure the deviation from uniform flatness of an integrated circuit package body for the range of environmental conditions experienced during the surface-mount soldering operation.

More JEDEC standard pdf

JEDEC JESD209-3C

Low Power Double Data Rate 3 SDRAM (LPDDR3)

$104.00 $209.00

JEDEC JESD22-A101D

STEADY-STATE TEMPERATURE HUMIDITY BIAS LIFE TEST

$26.00 $53.00

JEDEC JEP159A

PROCEDURE FOR THE EVQLUQTION OF LOW-k/METAL INTER/INTRA-LEVEL DIELECTRIC INTEGRITY

$37.00 $74.00

JEDEC JESD22-A102E

ACCELERATED MOISTURE RESISTANCE - UNBIASED AUTOCLAVE

$26.00 $53.00