• Your shopping cart is empty!

  • JEDEC JESD22-B112A

JEDEC JESD22-B112A

PACKAGE WARPAGE MEASUREMENT OF SURFACE-MOUNT INTEGRATED CIRCUITS AT ELEVATED TEMPERATURE

JEDEC Solid State Technology Association, 10/01/2009

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/10/2009

Pages:30

File Size:1 file , 1 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this test method is to measure the deviation from uniform flatness of an integrated circuit package body for the range of environmental conditions experienced during the surface-mount soldering operation.

More JEDEC standard pdf

JEDEC JESD8C.01

JEDEC JESD8C.01

INTERFACE STANDARD FOR NOMINAL 3.0 V/3.3 V SUPPLY DIGITAL INTEGRATED CIRCUITS

$28.00 $56.00

JEDEC JESD8-14A.01

JEDEC JESD8-14A.01

1.0 V +/- 0.1 V (NORMAL RANGE) AND 0.7 V - 1.1 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS

$26.00 $53.00

JEDEC JESD8-5A.01

JEDEC JESD8-5A.01

ADDENDUM No. 5 to JESD8 - 2.5 V 0.2 V (NORMAL RANGE), AND 1.8 V TO 2.7 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUIT

$27.00 $54.00

JEDEC JESD 88C

JEDEC JESD 88C

DICTIONARY OF TERMS FOR SOLID STATE TECHNOLOGY, FOURTH EDITION

$75.00 $150.00