• JEDEC JESD22-B113

JEDEC JESD22-B113

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS

JEDEC Solid State Technology Association, 03/01/2006

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/03/2006

Pages:21

File Size:1 file , 250 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Board Level Cyclic Bend Test Method is intended to evaluate and compare the performance of surface mount electronic components in an accelerated test environment for handheld electronic products applications. The purpose is to standardize the test methodology to provide a reproducible performance assessment of surface mounted components while duplicating the failure modes normally observed during product level test. This is not a component qualification test and is not meant to replace any product level test that may be needed to qualify a specific product and assembly.

More JEDEC standard pdf

JEDEC JESD400-5A

JEDEC JESD400-5A

DDR5 Serial Presence Detect (SPD) Contents Version 1.1

$114.00 $229.16

JEDEC JESD232A.01

JEDEC JESD232A.01

Graphics Double Data Rate (GDDR5X) SGRAM Standard

$116.00 $232.50

JEDEC JESD309-S0-RCB

JEDEC JESD309-S0-RCB

DDR5 SODIMM Raw Card Annex B. Version 1.0

$124.00 $248.11

JEDEC JESD82-29A.01

JEDEC JESD82-29A.01

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3L/DDR3U RDIMM 1.5 V/1.35 V/1.25 V APPLICATIONS

$109.00 $218.35