• JEDEC JESD22-B113

JEDEC JESD22-B113

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS

JEDEC Solid State Technology Association, 03/01/2006

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/03/2006

Pages:21

File Size:1 file , 250 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Board Level Cyclic Bend Test Method is intended to evaluate and compare the performance of surface mount electronic components in an accelerated test environment for handheld electronic products applications. The purpose is to standardize the test methodology to provide a reproducible performance assessment of surface mounted components while duplicating the failure modes normally observed during product level test. This is not a component qualification test and is not meant to replace any product level test that may be needed to qualify a specific product and assembly.

More JEDEC standard pdf

JEDEC JESD 354 (R2009)

JEDEC JESD 354 (R2009)

THE MEASUREMENT OF TRANSISTOR EQUIVALENT NOISE VOLTAGE AND EQUIVALENT NOISE CURRENT AT FREQUENCIES OF UP TO 20 kHz

$25.00 $51.00

JEDEC JESD 353 (R2009)

JEDEC JESD 353 (R2009)

THE MEASUREMENT OF TRANSISTOR NOISE FIGURE AT FREQUENCIES UP TO 20 kHz BY SINUSOIDAL SIGNAL-GENERATOR METHOD

$25.00 $51.00

JEDEC JESD307 (R2002)

JEDEC JESD307 (R2002)

VOLTAGE REGULATOR DIODE NOISE VOLTAGE MEASUREMENT

$24.00 $48.00

JEDEC JEP65 (R1999)

JEDEC JEP65 (R1999)

TEST PROCEDURES FOR VERIFICATION OF MAXIMUM RATINGS OF POWER TRANSISTORS

$33.00 $67.00