JEDEC JESD22-B113B

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS

JEDEC Solid State Technology Association, 08/01/2018

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/08/2018

Pages:26

File Size:1 file , 390 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Board Level Cyclic Bend Test Method is intended to evaluate and compare the performance of surface mount electronic components in an accelerated test environment for handheld electronic products applications. The purpose is to standardize the test methodology to provide a reproducible performance assessment of surface mounted components while duplicating the failure modes normally observed during product level test. This is not a component qualification test and is not meant to replace any product level test that may be needed to qualify a specific product and assembly.

More JEDEC standard pdf

JEDEC JESD209-4-1A

JEDEC JESD209-4-1A

Addendum No. 1 to JESD209-4 - Low Power Double Data Rate 4 (LPDDR4)

$53.00 $106.00

JEDEC JESD235D

JEDEC JESD235D

High Bandwidth Memory (HBM) DRAM (HBM1, HBM2)

$123.00 $247.00

JEDEC JESD250C

JEDEC JESD250C

Graphics Double Data Rate 6 (GDDR6) 5GRAM Standard

$114.00 $228.00

JEDEC JESD253

JEDEC JESD253

Enclosure Form Factor For SSD Devices, Version 1.0

$30.00 $60.00