JEDEC JESD22-B113B

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS

JEDEC Solid State Technology Association, 08/01/2018

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/08/2018

Pages:26

File Size:1 file , 390 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Board Level Cyclic Bend Test Method is intended to evaluate and compare the performance of surface mount electronic components in an accelerated test environment for handheld electronic products applications. The purpose is to standardize the test methodology to provide a reproducible performance assessment of surface mounted components while duplicating the failure modes normally observed during product level test. This is not a component qualification test and is not meant to replace any product level test that may be needed to qualify a specific product and assembly.

More JEDEC standard pdf

JEDEC JESD22-A117C

JEDEC JESD22-A117C

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$31.00 $62.00

JEDEC JESD8-26

JEDEC JESD8-26

1.2 V High-Speed LVCMOS (HS_LVCMOS) Interface

$24.00 $48.00

JEDEC JESD8-24

JEDEC JESD8-24

POD12-1.2 V Pseudo Open Drain Interface

$142.00 $284.00

JEDEC JESD223

JEDEC JESD223

Universal Flash Storage (UFS) Host Controller Interface

$45.00 $91.00