JEDEC JESD22-B118

SEMICONDUCTOR WAFER AND DIE BACKSIDE EXTERNAL VISUAL INSPECTION

JEDEC Solid State Technology Association, 03/01/2011

Publisher: JEDEC

File Format: PDF

$29.00$59.00

Description

Published:01/03/2011

Pages:18

File Size:1 file , 770 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This inspection method is for product semiconductor wafers and dice prior to assembly. This test method defines the requirements to execute a standardized external visual inspection and is a non-invasive and nondestructive examination that can be used for qualification, quality monitoring, and lot acceptance.

More JEDEC standard pdf

JEDEC JEP116

CMOS SEMICUSTOM DESIGN GUIDELINES

$70.00 $141.00

JEDEC JES 2

TRANSISTOR, GALLIUM ARSENIDE POWER FET, GENERIC SPECIFICATION

$45.00 $91.00

JEDEC JESD 24-2 (R2002)

ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD

$26.00 $53.00

JEDEC JESD 12-6

ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS

$27.00 $54.00