Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 08/01/2022
Publisher: JEDEC
File Format: PDF
$184.00$369.00
Published:01/08/2022
Pages:491
File Size:1 file , 5.4 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard specifies the characteristics of the UFS electrical interface and the memory device. Such characteristics include (among others) low power consumption, high data throughput, low electromagnetic interference and optimization for mass memory subsystem efficiency. The UFS electrical interface is based on an advanced differential interface by MIPI M-PHY specification which together with the MIPI UniPro specification forms the interconnect of the UFS interface. The architectural model is referencing the INCITS T10 (SCSI) SAM standard and the command protocol is based on INCITS T10 (SCSI) SPC and SBC standards.
REQUIREMENTS FOR MICROELECTRONIC SCREENING AND TEST OPTIMIZATION
$38.00 $76.00
BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS
$31.00 $62.00
METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONSTANT-CURRENT AND TEMPERATURE STRESS
$30.00 $61.00
CURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE
$36.00 $72.00
