JEDEC JESD226

RF Biased Life (RFBL) Test Method

JEDEC Solid State Technology Association, 01/01/2013

Publisher: JEDEC

File Format: PDF

$30.00$60.00

Description

Published:01/01/2013

Pages:20

File Size:1 file , 170 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This stress method is used to determine the effects of RF bias conditions and temperature on Power Amplifier Modules (PAMs) over time. These conditions are intended to simulate the devices? operating condition in an accelerated way, and they are expected to be applied primarily for device qualification and reliability monitoring.

More JEDEC standard pdf

JEDEC JESD22-A100C

CYCLED TEMPERATURE HUMIDITY BIAS LIFE TEST

$26.00 $53.00

JEDEC JESD22-B102E

SOLDERABILITY

$33.00 $67.00

JEDEC JESD61A.01

ISOTHERMAL ELECTROMIGRATION TEST PROCEDURE

$43.00 $87.00

JEDEC JESD89-2A

TEST METHOD FOR ALPHA SOURCE ACCELERATED SOFT ERROR RATE

$30.00 $60.00