Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 10/01/2022
Publisher: JEDEC
File Format: PDF
$115.00$231.15
Published:01/10/2022
Pages:134
File Size:1 file , 3.2 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard was jointly developed by JEDEC and the Open NAND Flash Interface Workgroup, hereafter referred to as ONFI. This standard defines a standard NAND flash device interface interoperability standard that provides means for system be designed that can support Asynchronous SDR, Synchronous DDR and Toggle DDR NAND flash devices that are interoperable between JEDEC and ONFI member implementations.
SOLID STATE PRODUCTS REGISTRATION LIST(ORDER FROM TYPE ADMINISTRATION OFFICE)
$104.00 $208.00
ADDENDUM No. 3 to JESD12 - CMOS GATE ARRAY MACROCELL STANDARD
$29.00 $59.00
THERMAL RESISTANCE TEST METHOD FOR SIGNAL AND REGULATOR DIODES (FORWARD VOLTAGE, SWITCHING METHOD)
STANDARD FOR DESCRIPTION OF 54/74HCXXXX AND 54/74HCTXXXX HIGH SPEED CMOS DEVICES
$70.00 $141.00
