• Your shopping cart is empty!

  • JEDEC JESD241

JEDEC JESD241

Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities

JEDEC Solid State Technology Association, 12/01/2015

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/12/2015

Pages:32

File Size:1 file , 580 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This Bias Temperature Instability (BTI) stress/test procedure is proposed to provide a minimum recommendation for a simple and consistent comparison of the mean threshold voltage (Vth) BTI induced shift. The procedure enables comparison of stable and manufacturable CMOS processes and technologies in which the process variation is low and the yield is mature. Qualification and accept-reject criteria are not given in this document.

More JEDEC standard pdf

JEDEC JESD 22-A107B

JEDEC JESD 22-A107B

SALT ATMOSPHERE

$24.00 $48.00

JEDEC JESD65B

JEDEC JESD65B

DEFINITION OF SKEW SPECIFICATIONS FOR STANDARD LOGIC DEVICES

$30.00 $60.00

JEDEC JESD 31C

JEDEC JESD 31C

GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES

$33.00 $67.00

JEDEC JESD8-15A

JEDEC JESD8-15A

STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)

$31.00 $62.00