• Your shopping cart is empty!

  • JEDEC JESD241

JEDEC JESD241

Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities

JEDEC Solid State Technology Association, 12/01/2015

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/12/2015

Pages:32

File Size:1 file , 580 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This Bias Temperature Instability (BTI) stress/test procedure is proposed to provide a minimum recommendation for a simple and consistent comparison of the mean threshold voltage (Vth) BTI induced shift. The procedure enables comparison of stable and manufacturable CMOS processes and technologies in which the process variation is low and the yield is mature. Qualification and accept-reject criteria are not given in this document.

More JEDEC standard pdf

JEDEC JIG 101 Ed. 2.0

JEDEC JIG 101 Ed. 2.0

Material Composition Declaration for Electronic Products

$40.00 $80.00

JEDEC JESD51-13

JEDEC JESD51-13

Glossary of Thermal Measurement Terms and Definitions

$27.00 $54.00

JEDEC JEP156

JEDEC JEP156

CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION

$33.00 $67.00

JEDEC JEP 106AA

JEDEC JEP 106AA

STANDARD MANUFACTURERS IDENTIFICATION CODE

$36.00 $72.00