• Your shopping cart is empty!

  • JEDEC JESD241

JEDEC JESD241

Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities

JEDEC Solid State Technology Association, 12/01/2015

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/12/2015

Pages:32

File Size:1 file , 580 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This Bias Temperature Instability (BTI) stress/test procedure is proposed to provide a minimum recommendation for a simple and consistent comparison of the mean threshold voltage (Vth) BTI induced shift. The procedure enables comparison of stable and manufacturable CMOS processes and technologies in which the process variation is low and the yield is mature. Qualification and accept-reject criteria are not given in this document.

More JEDEC standard pdf

JEDEC JESD51-32

JEDEC JESD51-32

THERMAL TEST BOARD STANDARDS TO ACCOMMODATE MULTI-CHIP PACKAGES

$25.00 $51.00

JEDEC JESD51-14

JEDEC JESD51-14

INTERFACE TEST METHOD FOR THE MEASUREMENT OF THE THERMAL RESISTANCE JUNCTION-TO-CASE OF SEMICONDUCTOR DEVICES WITH HEAT FLOW TROUGH A SINGLE PATH

$40.00 $80.00

JEDEC JESD22-A110D

JEDEC JESD22-A110D

HIGHLY ACCELERATED TEMPERATURE AND HUMIDITY STRESS TEST (HAST)

$27.00 $54.00

JEDEC JESD22-A102D

JEDEC JESD22-A102D

ACCELERATED MOISTURE RESISTANCE - UNBIASED AUTOCLAVE

$24.00 $48.00