JEDEC JESD247

Multi-wire Multi-level I/O Standard

JEDEC Solid State Technology Association, 06/01/2016

Publisher: JEDEC

File Format: PDF

$33.00$67.00

Description

Published:01/06/2016

Pages:26

File Size:1 file , 650 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the DC and AC operating conditions, I/O impedances, termination characteristics, and compliance test methods of I/O drivers and receivers used in multi-wire, multi-level signaling interfaces. The multi-wire interfaces defined by this specification all utilize quaternary signal levels.

More JEDEC standard pdf

JEDEC JEP123

GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS

$31.00 $62.00

JEDEC JESD 35-1

ADDENDUM No. 1 to JESD35 - GENERAL GUIDELINES FOR DESIGNING TEST STRUCTURES FOR THE WAFER-LEVEL TESTING OF THIN DIELECTRICS

$33.00 $67.00

JEDEC JESD 24-10 (R2002)

ADDENDUM No. 10 to JESD24 - TEST METHOD FOR MEASUREMENT OF REVERSE RECOVERY TIME trr FOR POWER MOSFET DRAIN-SOURCE DIODES

$26.00 $53.00

JEDEC JESD8-6

ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$30.00 $60.00