Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 02/01/2020
Publisher: JEDEC
File Format: PDF
$58.00$116.00
Published:01/02/2020
Pages:78
File Size:1 file , 1.7 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC
$40.00 $80.00
ADDENDUM No. 2 to JESD8 - STANDARD FOR OPERATING VOLTAGES AND INTERFACE LEVELS FOR LOW VOLTAGE EMITTER-COUPLED LOGIC (ECL) INTEGRATED CIRCUITS
$25.00 $51.00
CONDITIONS FOR MEASUREMENT OF DIODE STATIC PARAMETERS
$23.00 $47.00
GUIDELINES FOR GaAs MMIC AND FET LIFE TESTING
$30.00 $60.00