• Your shopping cart is empty!

PDF Preview

JEDEC JESD252.01

Serial Flash Reset Signaling Protocol

JEDEC Solid State Technology Association, 04/01/2021

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/04/2021

Pages:12

File Size:1 file , 340 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard is intended for use by SoC, ASIC, ASSP, and FPGA developers or vendors interested in incorporating a signaling protocol for hardware resetting the Serial Flash device. In is also intended for use by peripheral developers or vendors interested in providing Serial Flash devices compliant with the standard. This standard defines a signaling protocol that allows the host to reset the slaved Serial Flash device without a dedicated hardware reset pin. Item 1775.06.

More JEDEC standard pdf

JEDEC JEP131B

JEDEC JEP131B

Potential Failure Mode and Effects Analysis (FMEA)

$33.00 $67.00

JEDEC JESD48C

JEDEC JESD48C

PRODUCT DISCONTINUANCE

$25.00 $51.00

JEDEC J-STD-033C

JEDEC J-STD-033C

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFACE-MOUNT DEVICES

$37.00 $74.00

JEDEC JESD229

JEDEC JESD229

Wide I/O Single Data Rate (Wide I/O SDR)

$58.00 $116.00