• Your shopping cart is empty!

  • JEDEC JESD28-A

JEDEC JESD28-A

A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS

JEDEC Solid State Technology Association, 12/01/2001

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/12/2001

Pages:18

File Size:1 file , 60 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.

More JEDEC standard pdf

JEDEC JESD261

JEDEC JESD261

Serial NOR Security Hardware Abstraction Layer

$113.00 $227.92

JEDEC JESD51-50A

JEDEC JESD51-50A

Overview of Methodologies for the Thermal Measurement of Single- and Multi-Chip, Single- and Multi-PN-Junction Light-Emotting Diodes (LEDs)

$105.00 $210.68

JEDEC JESD51-52A

JEDEC JESD51-52A

GUIDELINES FOR COMBINING CIE 127:2007 / 225:2017 TOTAL FLUX MEASUREMENTS WITH THERMAL MEASUREMENTS OF LEDS WITH EXPOSED COOLING SURFACE

$124.00 $249.71

JEDEC JESD625C

JEDEC JESD625C

REQUIREMENTS FOR HANDLING ELECTROSTATIC-DISCHARGE-SENSITIVE (ESDS) DEVICES

$137.00 $274.40