Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 01/01/2022
Publisher: JEDEC
File Format: PDF
$58.00$116.00
Published:01/01/2022
Pages:74
File Size:1 file , 2.8 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines the specifications of interface parameters, signaling protocols, and features for fifth generation Temperature Sensor (TS5) as used for memory module applications. These device operate on I2C and I3C two-wire serial bus interface. The designation TS5111 and TS5110 refers to the device specified by this document.
The purpose is to provide a standard for the TS5 device for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Unless otherwise noted in the document, any illegal operation is not allowed and device operation is not guaranteed.
HIGH TEMPERATURE STORAGE LIFE
$25.00 $51.00
SUBASSEMBLY MECHANICAL SHOCK
$28.00 $56.00
DEFINITION OF THE SSTU32864 1.8-V CONFIGURABLE REGISTERED BUFFER FOR DDR2 RDIMM APPLICATIONS
$29.00 $59.00
DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS
