Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 01/01/2022
Publisher: JEDEC
File Format: PDF
$43.00$87.00
Published:01/01/2022
Pages:46
File Size:1 file , 1.1 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines the electrical and mechanical requirements for 288-pin, 1.1 Volt (VDD and VDDQ), DDR5 Registered (RDIMM) and Load Reduced (LRDIMM), Double Data Rate (DDR), Synchronous DRAM Dual In-Line Memory Modules (DIMM). These 288-pin Registered and Load Reduced DDR5 SDRAM DIMMs are intended for use in server, workstation, and database environments. Item 2273.07.
DEFINITION OF THE SSTU32S869 & SSTU32D869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS
$37.00 $74.00
RADIO FRONT END - BASEBAND DIGITAL PARALLEL (RBDP) INTERFACE
$38.00 $76.00
FBDIMM STANDARD: DDR2 SDRAM FULLY BUFFERED DIMM (FBDIMM) DESIGN SPECIFICATION
$95.00 $191.00
EARLY LIFE FAILURE RATE CALCULATION PROCEDURE FOR SEMICONDUCTOR COMPONENTS
$39.00 $78.00
