Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 12/01/2021
Publisher: JEDEC
File Format: PDF
$45.00$91.00
Published:01/12/2021
Pages:60
File Size:1 file , 1.7 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines the assumptions for the system management bus for next generation memory solutions; covering the interface protocol, use of hub devices, and voltages appropriate to these usages.
BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16, 18, AND 20-BIT LOGIC FUNCTIONS USING A 54 BALL PACKAGE
$24.00 $48.00
ADDENDUM No. 6 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR INSULATED GATE BIPOLAR TRANSISTORS
$23.00 $47.00
N-CHANNEL MOSFET HOT CARRIER DATA ANALYSIS
$27.00 $54.00
STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES
$25.00 $51.00
