JEDEC JESD47H

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 02/01/2011

Publisher: JEDEC

File Format: PDF

$33.00$67.00

Description

Published:01/02/2011

Pages:26

File Size:1 file , 240 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD75-5

SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS

$26.00 $53.00

JEDEC JESD22-A106B

THERMAL SHOCK

$25.00 $51.00

JEDEC JS 9702

IPC/JEDEC-9702: MONOTONIC BEND CHARACTERIZATION OF BOARD-LEVEL INTERCONNECTS (IPC/JEDEC-9702)

$30.00 $60.00

JEDEC JEP84A

RECOMMENDED PRACTICE FOR MEASUREMENT OF TRANSISTOR LEAD TEMPERATURE

$24.00 $48.00