JEDEC JESD47I

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 04/01/2011

Publisher: JEDEC

File Format: PDF

$36.00$72.00

Description

Published:01/04/2011

Pages:28

File Size:1 file , 260 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD22-A113G

PRECONDITIONING OF PLASTIC SURFACE MOUNT DEVICES PRIOR TO RELIABILITY TESTING

$29.00 $59.00

JEDEC JESD94B

APPLICATION SPECIFIC QUALIFICATION USING KNOWLEDGE BASED TEST METHODOLOGY

$40.00 $80.00

JEDEC JESD22-A119A

LOW TEMPERATURE STORAGE LIFE

$25.00 $51.00

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

$36.00 $72.00