• Your shopping cart is empty!

  • JEDEC JESD47I

JEDEC JESD47I

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 04/01/2011

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/04/2011

Pages:28

File Size:1 file , 260 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JEP118

JEDEC JEP118

GUIDELINES FOR GaAs MMIC AND FET LIFE TESTING

$36.00 $72.00

JEDEC JESD250B

JEDEC JESD250B

Graphics Double Data Rate (GDDR6) SGRAM Standard

$114.00 $228.00

JEDEC JESD22-A117E

JEDEC JESD22-A117E

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$33.00 $67.00

JEDEC JESD216D

JEDEC JESD216D

Seriel Flash Discoverable Parameters (SFDP)

$104.00 $208.00