JEDEC JESD47I.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 10/01/2016

Publisher: JEDEC

File Format: PDF

$36.00$72.00

Description

Published:01/10/2016

Pages:28

File Size:1 file , 280 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed. This is a minor editorial revision to JESD47I, published December 2015.

More JEDEC standard pdf

JEDEC JEP106AM

STANDARD MANUFACTURER'S IDENTIFICATION CODE

$34.00 $69.00

JEDEC JESD79-3-3

Addendum No. 1 to 3D Stacked SDRAM

$58.00 $116.00

JEDEC JEP148B

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

$39.00 $78.00

JEDEC JESD212B.01

Graphics Double Data Rate (GDDR5) SGRAM Standard

$104.00 $208.00