JEDEC JESD47I.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 10/01/2016

Publisher: JEDEC

File Format: PDF

$36.00$72.00

Description

Published:01/10/2016

Pages:28

File Size:1 file , 280 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed. This is a minor editorial revision to JESD47I, published December 2015.

More JEDEC standard pdf

JEDEC JEP132 (R2007)

PROCESS CHARACTERIZATION GUIDELINE

$38.00 $76.00

JEDEC JESD63

STANDARD METHOD FOR CALCULATING THE ELECTROMIGRATION MODEL PARAMETERS FOR CURRENT DENSITY AND TEMPERATURE

$39.00 $78.00

JEDEC JESD59

BOND WIRE MODELING STANDARD

$28.00 $56.00

JEDEC EIA 670

QUALITY SYSTEM ASSESSMENT (SUPERSEDES JESD39-A)

$40.00 $80.00