• Your shopping cart is empty!

PDF Preview

JEDEC JESD47J

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 08/01/2017

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/08/2017

Pages:30

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD25 (R2002)

JEDEC JESD25 (R2002)

MEASUREMENT OF SMALL-SIGNAL TRANSISTOR SCATTERING PARAMETERS

$37.00 $74.00

JEDEC JEB 19

JEDEC JEB 19

RECOMMENDED CHARACTERIZATION OF MOS SHIFT REGISTERS

$25.00 $51.00

JEDEC JESD398 (R2009)

JEDEC JESD398 (R2009)

MEASUREMENT OF SMALL VALUES OF TRANSISTOR CAPACITANCE

$27.00 $54.00

JEDEC EIA 397

JEDEC EIA 397

RECOMMENDED STANDARD FOR THYRISTORS

$114.00 $228.00