JEDEC JESD47J

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 08/01/2017

Publisher: JEDEC

File Format: PDF

$37.00$74.00

Description

Published:01/08/2017

Pages:30

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD22-A107C

Salt Atmosphere

$24.00 $48.00

JEDEC JESD224

Universal Flash Storage (UFS) Test

$152.00 $305.00

JEDEC JESD79-3-1A

Addendum No. 1 to JESD79-3 - 1.35 V DDR3L-800, DDR3L-1066, DDR3L-1333, and DDR3L-1600

$33.00 $67.00

JEDEC JEP170

Guidelines for Visual Inspection and Control of Flip Chip Type Components (FCxGA)

$29.00 $59.00