JEDEC JESD47J.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 09/01/2017

Publisher: JEDEC

File Format: PDF

$37.00$74.00

Description

Published:01/09/2017

Pages:30

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD 5 (R2002)

MEASUREMENT OF TEMPERATURE COEFFICIENT OF VOLTAGE REGULATOR DIODES

$24.00 $48.00

JEDEC JESD 370B (R2003)

DESIGNATION SYSTEM FOR SEMICONDUCTOR DEVICES

$27.00 $54.00

JEDEC JESD311-A (R2009)

MEASUREMENT OF TRANSISTOR NOISE FIGURE AT MF, HF, AND VHF

$30.00 $60.00

JEDEC JESD 381-A (R2002)

METHOD OF DIODE Q MEASUREMENT

$30.00 $60.00