JEDEC JESD47J.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 09/01/2017

Publisher: JEDEC

File Format: PDF

$37.00$74.00

Description

Published:01/09/2017

Pages:30

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD223-1A

Universal Flash Storage Host Controller Interface (UFSHCI), Unified Memory Extension

$36.00 $72.00

JEDEC JESD220-1A

Universal Flash Storage (UFS) Unified Memory Extention

$45.00 $91.00

JEDEC JESD212C

Graphics Double Data Rate (GDDR5) SGRAM Standard

$104.00 $208.00

JEDEC JESD30G

Descriptive Designation System for Semiconductor-device Packages

$40.00 $80.00