JEDEC JESD47K

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 08/01/2018

Publisher: JEDEC

File Format: PDF

$38.00$76.00

Description

Published:01/08/2018

Pages:34

File Size:1 file , 660 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD8-28

300 mV INTERFACE

$25.00 $51.00

JEDEC JS-002-2014

ANSI/ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing, Charged Device MOdel (CDM) - Device Level

$29.00 $59.00

JEDEC JESD84-B51

Embedded Multi-media card (e*MMC), Electrical Standard (5.1)

$163.00 $327.00

JEDEC JS709B

Joint JEDEC/ECA Standard: Definition of "Low-Halogen" for Electronic Products

$29.00 $59.00