JEDEC JESD47L

Stress-Test-Driven Qualification of Integrated Circuits

JEDEC Solid State Technology Association, 12/01/2022

Publisher: JEDEC

File Format: PDF

$109.00$219.54


Published:01/12/2022

Pages:36

File Size:1 file , 700 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic devices as new products, a product family, or as products in a process which is being changed.

These tests are capable of stimulating and precipitating semiconductor device and packaging failure modes on free-standing devices not soldered to a printed wired board (PWB), or the like (base device reliability). The objective is to precipitate failures in an accelerated manner compared to use conditions. Failure Rate projections usually require larger sample sizes than are called out in qualification testing. For guidance on projecting failure rates, refer to JESD85 Methods for Calculating Failure Rates in Units of FITs.

More JEDEC standard pdf

JEDEC JESD99B

JEDEC JESD99B

TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR MICROELECTRONIC DEVICES

$81.00 $163.00

JEDEC JESD82-19A

JEDEC JESD82-19A

DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$36.00 $72.00

JEDEC JESD8-3A

JEDEC JESD8-3A

ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$25.00 $51.00

JEDEC JESD 82-27

JEDEC JESD 82-27

DEFINITION OF THE SSTUB32869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$38.00 $76.00