JEDEC JESD47L

Stress-Test-Driven Qualification of Integrated Circuits

JEDEC Solid State Technology Association, 12/01/2022

Publisher: JEDEC

File Format: PDF

$109.00$219.54


Published:01/12/2022

Pages:36

File Size:1 file , 700 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic devices as new products, a product family, or as products in a process which is being changed.

These tests are capable of stimulating and precipitating semiconductor device and packaging failure modes on free-standing devices not soldered to a printed wired board (PWB), or the like (base device reliability). The objective is to precipitate failures in an accelerated manner compared to use conditions. Failure Rate projections usually require larger sample sizes than are called out in qualification testing. For guidance on projecting failure rates, refer to JESD85 Methods for Calculating Failure Rates in Units of FITs.

More JEDEC standard pdf

JEDEC JESD76-2

JEDEC JESD76-2

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)

$24.00 $48.00

JEDEC JESD51-11

JEDEC JESD51-11

TEST BOARDS FOR THROUGH-HOLE AREA ARRAY LEADED PACKAGE THERMAL MEASUREMENT

$29.00 $59.00

JEDEC JESD 22-A118 (R2008)

JEDEC JESD 22-A118 (R2008)

ACCELERATED MOISTURE RESISTANCE - UNBIASED HAST

$26.00 $53.00

JEDEC JEP139

JEDEC JEP139

GUIDELINE FOR CONSTANT TEMPERATURE AGING TO CHARACTERIZE ALUMINUM INTERCONNECT METALLIZATIONS FOR STRESS-INDUCED VOIDING

$29.00 $59.00