JEDEC JESD47L

Stress-Test-Driven Qualification of Integrated Circuits

JEDEC Solid State Technology Association, 12/01/2022

Publisher: JEDEC

File Format: PDF

$109.00$219.54


Published:01/12/2022

Pages:36

File Size:1 file , 700 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic devices as new products, a product family, or as products in a process which is being changed.

These tests are capable of stimulating and precipitating semiconductor device and packaging failure modes on free-standing devices not soldered to a printed wired board (PWB), or the like (base device reliability). The objective is to precipitate failures in an accelerated manner compared to use conditions. Failure Rate projections usually require larger sample sizes than are called out in qualification testing. For guidance on projecting failure rates, refer to JESD85 Methods for Calculating Failure Rates in Units of FITs.

More JEDEC standard pdf

JEDEC JESD73-2

JEDEC JESD73-2

STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES WITH INTEGRATED CHARGE PUMPS

$25.00 $51.00

JEDEC JESD75-2

JEDEC JESD75-2

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16-BIT LOGIC FUNCTIONS

$24.00 $48.00

JEDEC JESD87

JEDEC JESD87

STANDARD TEST STRUCTURE FOR RELIABILITY ASSESSMENT OF AlCu METALLIZATIONS WITH BARRIER MATERIALS

$27.00 $54.00

JEDEC JESD85

JEDEC JESD85

METHODS FOR CALCULATING FAILURE RATES IN UNITS OF FITS

$36.00 $72.00