JEDEC JESD47L

Stress-Test-Driven Qualification of Integrated Circuits

JEDEC Solid State Technology Association, 12/01/2022

Publisher: JEDEC

File Format: PDF

$109.00$219.54


Published:01/12/2022

Pages:36

File Size:1 file , 700 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic devices as new products, a product family, or as products in a process which is being changed.

These tests are capable of stimulating and precipitating semiconductor device and packaging failure modes on free-standing devices not soldered to a printed wired board (PWB), or the like (base device reliability). The objective is to precipitate failures in an accelerated manner compared to use conditions. Failure Rate projections usually require larger sample sizes than are called out in qualification testing. For guidance on projecting failure rates, refer to JESD85 Methods for Calculating Failure Rates in Units of FITs.

More JEDEC standard pdf

JEDEC JP001A

JEDEC JP001A

FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)

$43.00 $87.00

JEDEC JEP106AM

JEDEC JEP106AM

STANDARD MANUFACTURER'S IDENTIFICATION CODE

$34.00 $69.00

JEDEC JESD79-3-3

JEDEC JESD79-3-3

Addendum No. 1 to 3D Stacked SDRAM

$58.00 $116.00

JEDEC JEP148B

JEDEC JEP148B

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

$39.00 $78.00