JEDEC JESD47L

Stress-Test-Driven Qualification of Integrated Circuits

JEDEC Solid State Technology Association, 12/01/2022

Publisher: JEDEC

File Format: PDF

$109.00$219.54


Published:01/12/2022

Pages:36

File Size:1 file , 700 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic devices as new products, a product family, or as products in a process which is being changed.

These tests are capable of stimulating and precipitating semiconductor device and packaging failure modes on free-standing devices not soldered to a printed wired board (PWB), or the like (base device reliability). The objective is to precipitate failures in an accelerated manner compared to use conditions. Failure Rate projections usually require larger sample sizes than are called out in qualification testing. For guidance on projecting failure rates, refer to JESD85 Methods for Calculating Failure Rates in Units of FITs.

More JEDEC standard pdf

JEDEC JESD22-B101D

JEDEC JESD22-B101D

External Visual

$28.00 $56.00

JEDEC JESD402-1A

JEDEC JESD402-1A

Temperature Range and Measurement Standards for Components and Module

$31.00 $62.00

JEDEC JESD91B

JEDEC JESD91B

Method for Developing Acceleration Models for Electronic Device Failure Mechanisms

$30.00 $60.00

JEDEC JEP157A

JEDEC JEP157A

Recommended ESD-CDM Target Levels

$104.00 $208.00