• JEDEC JESD51-14

JEDEC JESD51-14

INTERFACE TEST METHOD FOR THE MEASUREMENT OF THE THERMAL RESISTANCE JUNCTION-TO-CASE OF SEMICONDUCTOR DEVICES WITH HEAT FLOW TROUGH A SINGLE PATH

JEDEC Solid State Technology Association, 11/01/2010

Publisher: JEDEC

File Format: PDF

$40.00$80.00


Published:01/11/2010

File Size:1 file , 670 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document specifies a test method (referred to herein as "Transient Dual Interface Measurement") to determine the conductive thermal resistance "Junction-to-Case" R0JC (0JC) of semiconductor devices with a heat flow through a single path, i.e., semiconductor devices with a high conductive heat flow path from the die surface that is heated to a package case surface that can be cooled by contacting it to an external heat sink.

More JEDEC standard pdf

JEDEC JEP153A

JEDEC JEP153A

CHARACTERIZATION AND MONITORING OF THERMAL STRESS TEST OVEN TEMPURATURES

$30.00 $60.00

JEDEC JESD246

JEDEC JESD246

Customer Notification Process for Disasters

$25.00 $51.00

JEDEC JEP166

JEDEC JEP166

JC-42.6 MANUFACTURER IDENTIFICATION (ID) CODE FOR LOW POWER MEMORIES

$36.00 $72.00

JEDEC JP001A

JEDEC JP001A

FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)

$43.00 $87.00