JEDEC JESD51-2A

INTEGRATED CIRCUITS THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - NATURAL CONVECTION (STILL AIR)

JEDEC Solid State Technology Association, 01/01/2007

Publisher: JEDEC

File Format: PDF

$31.00$62.00

Description

Published:01/01/2007

Pages:21

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document outlines the environmental conditions necessary to ensure accuracy and repeatability for a standard junction-to-ambient thermal resistance measurement in natural convection.

More JEDEC standard pdf

JEDEC JESD8-8

ADDENDUM No. 8 to JESD8 - STUB SERIES TERMINATED LOGIC FOR 3.3 VOLTS (SSTL_3) A 3.3 V VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$29.00 $59.00

JEDEC JESD51-3

LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES

$26.00 $53.00

JEDEC EIA 318-B

MEASUREMENT OF REVERSE RECOVERY TIME FOR SEMICONDUCTOR SIGNAL DIODES

$29.00 $59.00

JEDEC JEP103A (R2003)

SUGGESTED PRODUCT-DOCUMENTATION, CLASSIFICATIONS, AND DISCLAIMERS

$24.00 $48.00