• Your shopping cart is empty!

  • JEDEC JESD51-3

JEDEC JESD51-3

LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES

JEDEC Solid State Technology Association, 08/01/1996

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/08/1996

Pages:11

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes design requirements for a single layer, leaded surface mount integrated circuit package thermal test board. The standard describes board material and geometry requirements, minimum trace lenghts, trace thickness, and routing considerations. Application includes still air and moving air thermal tests.

More JEDEC standard pdf

JEDEC JEB 5-A (R1984)

JEDEC JEB 5-A (R1984)

METHODS OF MEASUREMENT FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITS

$40.00 $80.00

JEDEC EIA 365 (R1984)

JEDEC EIA 365 (R1984)

PERFORMANCE TEST PROCEDURE FOR SOLAR CELLS AND CALIBRATION PROCEDURE FOR SOLAR CELL STANDARDS FOR SPACE VEHICLE SERVICE

$29.00 $59.00

JEDEC JEB 15

JEDEC JEB 15

TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS

$70.00 $141.00

JEDEC JEP78

JEDEC JEP78

RELATIVE SPECTRAL RESPONSE CURVES FOR SEMICONDUCTOR INFRARED DETECTORS

$33.00 $67.00