• Your shopping cart is empty!

  • JEDEC JESD51-3

JEDEC JESD51-3

LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES

JEDEC Solid State Technology Association, 08/01/1996

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/08/1996

Pages:11

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes design requirements for a single layer, leaded surface mount integrated circuit package thermal test board. The standard describes board material and geometry requirements, minimum trace lenghts, trace thickness, and routing considerations. Application includes still air and moving air thermal tests.

More JEDEC standard pdf

JEDEC JESD31E

JEDEC JESD31E

GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES

$37.00 $74.00

JEDEC JESD22-A106B.01

JEDEC JESD22-A106B.01

THERMAL SHOCK

$25.00 $51.00

JEDEC JEP130B

JEDEC JEP130B

GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING (TUBES, TRAYS, AND TAPE AND REEL)

$27.00 $54.00

JEDEC JESD47I.01

JEDEC JESD47I.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$36.00 $72.00