• Your shopping cart is empty!

  • JEDEC JESD51-3

JEDEC JESD51-3

LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES

JEDEC Solid State Technology Association, 08/01/1996

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/08/1996

Pages:11

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes design requirements for a single layer, leaded surface mount integrated circuit package thermal test board. The standard describes board material and geometry requirements, minimum trace lenghts, trace thickness, and routing considerations. Application includes still air and moving air thermal tests.

More JEDEC standard pdf

JEDEC JESD79-3-2

JEDEC JESD79-3-2

Addendum No. 2 to JESD79-3 - 1.35 V DDR3L-800, DDR3L-1066, DDR3L-1333, and DDR3L-1600

$29.00 $59.00

JEDEC JESD8-25

JEDEC JESD8-25

POD10 - 1.0 V Pseudo Open Drain Interface

$28.00 $56.00

JEDEC JESD22-A117C

JEDEC JESD22-A117C

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$31.00 $62.00

JEDEC JESD8-26

JEDEC JESD8-26

1.2 V High-Speed LVCMOS (HS_LVCMOS) Interface

$24.00 $48.00