• Your shopping cart is empty!

  • JEDEC JESD51-3

JEDEC JESD51-3

LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES

JEDEC Solid State Technology Association, 08/01/1996

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/08/1996

Pages:11

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes design requirements for a single layer, leaded surface mount integrated circuit package thermal test board. The standard describes board material and geometry requirements, minimum trace lenghts, trace thickness, and routing considerations. Application includes still air and moving air thermal tests.

More JEDEC standard pdf

JEDEC JESD33-B

JEDEC JESD33-B

STANDARD METHOD FOR MEASURING AND USING THE TEMPERATURE COEFFICIENT OF RESISTANCE TO DETERMINE THE TEMPERATURE OF A METALLIZATION LINE

$39.00 $78.00

JEDEC JESD22-A105C (R2011)

JEDEC JESD22-A105C (R2011)

POWER AND TEMPERATURE CYCLING

$25.00 $51.00

JEDEC JEP147

JEDEC JEP147

PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)

$26.00 $53.00

JEDEC JESD68.01

JEDEC JESD68.01

COMMON FLASH INTERFACE (CFI)

$30.00 $60.00