• Your shopping cart is empty!

  • JEDEC JESD51-32

JEDEC JESD51-32

THERMAL TEST BOARD STANDARDS TO ACCOMMODATE MULTI-CHIP PACKAGES

JEDEC Solid State Technology Association, 12/01/2010

Publisher: JEDEC

File Format: PDF

$25.00$51.00


Published:01/12/2010

Pages:10

File Size:1 file , 38 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document addresses the need for extending the existing thermal test board standards to accommodate the potential of higher electrical connection needs of multi-chip packages (MCPs) and the associated wire routing to implement these connections. The extensions described in this standard are also applicable to single chip packages needing more than 36 electrical connections for the test.

More JEDEC standard pdf

JEDEC JEP194

JEDEC JEP194

Guideline for Gate Oxide Reliability and Robustness Evaluation Procedures for Silicon Carbide Power MOSFETs

$121.00 $242.39

JEDEC JESD82-13A.01

JEDEC JESD82-13A.01

Definition of the SSTVN16859 2.5-2.6 V 13-Bit to 26-Bit SSTL_2 Registered Buffer for PC1600, PC2100, PC2700, and PC3200 DDR DIMM Applications

$124.00 $248.86

JEDEC JEP130C

JEDEC JEP130C

Guidelines for Packing and Labeling of Integrated Circuits in Unit Container Packing (Tubes, Trays, and Tape and Reel)

$124.00 $248.40

JEDEC /ESDA JTR002-01-22

JEDEC /ESDA JTR002-01-22

Charged Device Model Testing of Integrated Circuits

$145.00 $291.54