• JEDEC JESD51-32

JEDEC JESD51-32

THERMAL TEST BOARD STANDARDS TO ACCOMMODATE MULTI-CHIP PACKAGES

JEDEC Solid State Technology Association, 12/01/2010

Publisher: JEDEC

File Format: PDF

$25.00$51.00


Published:01/12/2010

Pages:10

File Size:1 file , 38 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document addresses the need for extending the existing thermal test board standards to accommodate the potential of higher electrical connection needs of multi-chip packages (MCPs) and the associated wire routing to implement these connections. The extensions described in this standard are also applicable to single chip packages needing more than 36 electrical connections for the test.

More JEDEC standard pdf

JEDEC JEP166

JEDEC JEP166

JC-42.6 MANUFACTURER IDENTIFICATION (ID) CODE FOR LOW POWER MEMORIES

$36.00 $72.00

JEDEC JP001A

JEDEC JP001A

FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)

$43.00 $87.00

JEDEC JEP106AM

JEDEC JEP106AM

STANDARD MANUFACTURER'S IDENTIFICATION CODE

$34.00 $69.00

JEDEC JESD79-3-3

JEDEC JESD79-3-3

Addendum No. 1 to 3D Stacked SDRAM

$58.00 $116.00