• Your shopping cart is empty!

  • JEDEC JESD51-4

JEDEC JESD51-4

THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)

JEDEC Solid State Technology Association, 02/01/1997

Publisher: JEDEC

File Format: PDF

$28.00$56.00


Published:01/02/1997

Pages:15

File Size:1 file , 310 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This guideline describes design requirements for wire bond type semiconductor chips to be used for thermal resistance listing of IC packages. This document provides specific guidelines for chip design but allows flexibility in the materials and layout requirements.

More JEDEC standard pdf

JEDEC JESD51-11

JEDEC JESD51-11

TEST BOARDS FOR THROUGH-HOLE AREA ARRAY LEADED PACKAGE THERMAL MEASUREMENT

$29.00 $59.00

JEDEC JESD 22-A118 (R2008)

JEDEC JESD 22-A118 (R2008)

ACCELERATED MOISTURE RESISTANCE - UNBIASED HAST

$26.00 $53.00

JEDEC JEP139

JEDEC JEP139

GUIDELINE FOR CONSTANT TEMPERATURE AGING TO CHARACTERIZE ALUMINUM INTERCONNECT METALLIZATIONS FOR STRESS-INDUCED VOIDING

$29.00 $59.00

JEDEC JESD72 (R2007)

JEDEC JESD72 (R2007)

TEST METHODS AND ACCEPTANCE PROCEDURES FOR THE EVALUATION OF POLYMERIC MATERIALS

$33.00 $67.00