JEDEC JESD51-4

THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)

JEDEC Solid State Technology Association, 02/01/1997

Publisher: JEDEC

File Format: PDF

$28.00$56.00

Description

Published:01/02/1997

Pages:15

File Size:1 file , 310 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This guideline describes design requirements for wire bond type semiconductor chips to be used for thermal resistance listing of IC packages. This document provides specific guidelines for chip design but allows flexibility in the materials and layout requirements.

More JEDEC standard pdf

JEDEC JESD 321-C (R2009)

NUMBERING OF LIKE-NAMED TERMINAL FUNCTIONS IN SEMICONDUCTOR DEVICES AND DESIGNATION OF UNITS IN MULTIPLE-UNIT SEMICONDUCTOR DEVICES

$26.00 $53.00

JEDEC JESD14 (R2002)

SEMICONDUCTOR POWER CONTROL MODULES

$29.00 $59.00

JEDEC JEP64 (R2002)

SOLID STATE PRODUCTS REGISTRATION LIST(ORDER FROM TYPE ADMINISTRATION OFFICE)

$104.00 $208.00

JEDEC JESD 12-3

ADDENDUM No. 3 to JESD12 - CMOS GATE ARRAY MACROCELL STANDARD

$29.00 $59.00