JEDEC JESD51-50

Overview of Methodologies for the Thermal Measurement of Single- and Multi-Chip, Single- and Multi-PN-Junction Light-Emotting Diodes (LEDs)

JEDEC Solid State Technology Association, 04/18/2012

Publisher: JEDEC

File Format: PDF

$26.00$53.00

Description

Published:18/04/2012

Pages:12

File Size:1 file , 73 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document provides an overview of the methodology necessary for making meaningful thermal measurements on high-power light-emitting diodes (LEDs) built on single or multiple chips with one or more pn-junctions per chip. The actual methodology components are contained in separate detailed documents.

More JEDEC standard pdf

JEDEC JESD51-5

EXTENSION OF THERMAL TEST BOARD STANDARDS FOR PACKAGES WITH DIRECT THERMAL ATTACHMENT MECHANISMS

$24.00 $48.00

JEDEC JESD51-7

HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES

$26.00 $53.00

JEDEC JEP134

GUIDELINES FOR PREPARING CUSTOMER-SUPPLIED BACKGROUND INFORMATION RELATING TO A SEMICONDUCTOR-DEVICE FAILURE ANALYSIS

$28.00 $56.00

JEDEC JESD67

I/O DRIVERS AND RECEIVERS WITH CONFIGURABLE COMMUNICATION VOLTAGE, IMPEDANCE, AND RECEIVER THRESHOLD

$28.00 $56.00