JEDEC JESD52

STANDARD FOR DESCRIPTION OF LOW VOLTAGE TTL-COMPATIBLE CMOS LOGIC DEVICES

JEDEC Solid State Technology Association, 11/01/1995

Publisher: JEDEC

File Format: PDF

$28.00$56.00

Description

Published:01/11/1995

Pages:15

File Size:1 file , 240 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes dc interface specifications and test environment for these devices that operate with 2.7 V to 3.6 V power supplies. The goal is to provide a consistent set of dc specifications for reference by logic suppliers and users alike.

More JEDEC standard pdf

JEDEC JESD235A

HIgh Bandwidth Memory (HBM) DRAM

$104.00 $208.00

JEDEC JESD232

Graphics Double Data Rate (GDDR5X) SGRAM Standard

$104.00 $208.00

JEDEC JESD209-4A

Low Power Double Data Rate 4 (LPDDR4)

$142.00 $284.00

JEDEC JESD22-A103E

HIGH TEMPERATURE STORAGE LIFE

$26.00 $53.00