JEDEC JESD55

STANDARD FOR DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE BiCMOS LOGIC DEVICES

JEDEC Solid State Technology Association, 05/01/1996

Publisher: JEDEC

File Format: PDF

$31.00$62.00

Description

Published:01/05/1996

Pages:22

File Size:1 file , 540 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose is to provide a standard of BiCMOS Logic series specifications for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users.

More JEDEC standard pdf

JEDEC JESD22-A106B.02

THERMAL SHOCK

$112.00 $225.35

JEDEC JEP132A.01

PROCESS CHARACTERIZATION GUIDELINE

$132.00 $265.09

JEDEC JEP192

Guidelines for Gate Charge (QG) Test Method for SiC MOSFET

$147.00 $294.62

JEDEC JEP193

Survey On Latch-Up Testing Practices and Recommendations for Improvements

$130.00 $260.05