JEDEC JESD60A

A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT UNDER DC STRESS

JEDEC Solid State Technology Association, 09/01/2004

Publisher: JEDEC

File Format: PDF

$33.00$67.00

Description

Published:01/09/2004

Pages:24

File Size:1 file , 85 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.

More JEDEC standard pdf

JEDEC JEP103A (R2003)

SUGGESTED PRODUCT-DOCUMENTATION, CLASSIFICATIONS, AND DISCLAIMERS

$24.00 $48.00

JEDEC JESD32

STANDARD FOR CHAIN DESCRIPTION FILE

$29.00 $59.00

JEDEC JESD 36

STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES

$28.00 $56.00

JEDEC JESD55

STANDARD FOR DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE BiCMOS LOGIC DEVICES

$31.00 $62.00