• JEDEC JESD60A

JEDEC JESD60A

A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT UNDER DC STRESS

JEDEC Solid State Technology Association, 09/01/2004

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/09/2004

Pages:24

File Size:1 file , 85 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.

More JEDEC standard pdf

JEDEC JESD8-3A

JEDEC JESD8-3A

ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$25.00 $51.00

JEDEC JESD 82-27

JEDEC JESD 82-27

DEFINITION OF THE SSTUB32869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$38.00 $76.00

JEDEC JESD 22-B115

JEDEC JESD 22-B115

SOLDER BALL PULL

$31.00 $62.00

JEDEC JESD 82-25

JEDEC JESD 82-25

DEFINITION OF the SSTUB32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$40.00 $80.00